hit counter script
  1. Manuals
  2. Brands
  3. Mitsubishi Electric Manuals
  4. Controller
  5. MELSEC Q Series
  6. User manual

Mitsubishi Electric Melsec Q Series User Manual page 134

Profibus-dp master module
Hide thumbs Also See for Melsec Q Series:
Table of Contents

Advertisement

4
FUNCTIONS
(2) Output status for the case of a CPU stop error
4
- 25
4.6 Output Status Setting for the Case of a CPU Stop Error
(a) When "Error time output mode " is set to "Clear "
The QJ71PB92V stops I/O data exchange when a CPU stop error occurs.
Due to stop of I/O data exchange, no output data is sent to DP-Slaves.
Input data received from a DP-Slave before stop of I/O data exchange are held in
the buffer memory of the QJ71PB92V.
A stop error
occurred
DP-Slave
DP-Slave
Figure 4.24 When "Error time output mode" is Set to "Clear"
POINT
Whether or not output data are output from each DP-Slave to external devices
after stop of I/O data exchange differs depending on the setting of the DP-Slave.
For details, refer to the manual for the DP-Slave.
(b) When "Error time output mode" is set to "Hold"
The QJ71PB92V continues I/O data exchange when a CPU stop error occurs.
The data before occurrence of the CPU stop error are held and they are sent to
the DP-Slaves.
Input data received from DP-Slaves updates the buffer memory of the
QJ71PB92V.
A stop error
occurred
I/O data exchange
DP-Slave
DP-Slave
Figure 4.25 When "Error time output mode" is Set to "Hold"
I/O data exchange
is stopped.
QJ71
PB92V
DP-Slave
DP-Master (Class 1)
QJ71
PB92V
DP-Slave
The output data before the
stop error are held.

Advertisement

Table of Contents
loading

Related Manuals for Mitsubishi Electric Melsec Q Series

Related Products for Mitsubishi Electric Melsec Q Series

This manual is also suitable for:

Melsec qj71pb92vMelsec qj71pb92uMelsec qj71pb92syMelsec qj71pb92e

Table of Contents