Table of Contents
Advertisement
FPGA
Register
register
name
address
1000_B378H
usr_wreg_1BC
1000_B37AH
usr_wreg_1BD
1000_B380H
usr_wreg_1C0
1000_B382H
usr_wreg_1C1
1000_B384H
usr_wreg_1C2
1000_B386H
usr_wreg_1C3
1000_B388H
usr_wreg_1C4
1000_B38AH
usr_wreg_1C5
1000_B38CH
usr_wreg_1C6
1000_B390H
usr_wreg_1C8
1000_B3A0H
usr_wreg_1D0
1000_B3B0H
usr_wreg_1D8
1000_B3B2H
usr_wreg_1D9
User circuit part register (Read data)
: Applicable, : Not applicable
FPGA
Register
register
name
address
1000_BB00H
usr_rreg_180
1000_BB02H
usr_rreg_181
1000_BB04H
usr_rreg_182
1000_BB06H
usr_rreg_183
1000_BB08H
usr_rreg_184
1000_BB0AH
usr_rreg_185
1000_BB0CH
usr_rreg_186
1000_BB0EH
usr_rreg_187
1000_BB10H
usr_rreg_188
1000_BB12H
usr_rreg_189
1000_BB14H
usr_rreg_18A
1000_BB16H
usr_rreg_18B
1000_BB18H
usr_rreg_18C
1000_BB1AH
usr_rreg_18D
1000_BB1CH
usr_rreg_18E
1000_BB1EH
usr_rreg_18F
1000_BB20H
usr_rreg_190
1000_BB22H
usr_rreg_191
1000_BB24H
usr_rreg_192
1000_BB26H
usr_rreg_193
1000_BB28H
usr_rreg_194
1000_BB2AH
usr_rreg_195
1000_BB2CH
usr_rreg_196
1000_BB2EH
usr_rreg_197
1000_BB30H
usr_rreg_198
1000_BB32H
usr_rreg_199
1000_BB34H
usr_rreg_19A
1000_BB36H
usr_rreg_19B
1000_BB38H
usr_rreg_19C
1000_BB3AH
usr_rreg_19D
1000_BB3CH
usr_rreg_19E
1000_BB3EH
usr_rreg_19F
APPX
516
Appendix 4 FPGA register
Description
Pulse output part pulse output enable (E1)
Pulse output part pulse output enable (E2)
Analog output part D/A conversion value CH0 (E0)
Analog output part D/A conversion value CH1 (E0)
Analog output part D/A conversion value CH0 (E1)
Analog output part D/A conversion value CH1 (E1)
Analog output part D/A conversion value CH0 (E2)
Analog output part D/A conversion value CH1 (E2)
Analog output part D/A conversion value enable
Analog control data sampling pulse generation
User circuit part error signal generation
A/D conversion value maximum/minimum value selection
A/D conversion value maximum/minimum current value update
Description
Module type signal (main)
Module type signal (extension)
Digital input (after filtering) CH0 to CHF (B0)
Digital input (after filtering) IOB0_DIO485_I (B0)
Digital input (after filtering) CH0 to CHF (B1)
Digital input (after filtering) IOB1_DIO485_I (B1)
Digital input (after filtering) CH0 to CHF (B2)
Digital input (after filtering) IOB2_DIO485_I (B2)
Digital input (after filtering) CH0 to CHF (E0)
Digital input (after filtering) IOE0_DIO485_I (E0)
Digital input (after filtering) CH0 to CHF (E1)
Digital input (after filtering) IOE1_DIO485_I (E1)
Digital input (after filtering) CH0 to CHF (E2)
Digital input (after filtering) IOE2_DIO485_I (E2)
A/D conversion value enable status
Analog control A/D conversion value CH0 (E0)
Analog control A/D conversion value CH1 (E0)
Analog control A/D conversion value CH2 (E0)
Analog control A/D conversion value CH3 (E0)
Analog control A/D conversion value CH4 (E0)
Analog control A/D conversion value CH5 (E0)
Analog control A/D conversion value CH6 (E0)
Analog control A/D conversion value CH7 (E0)
Analog control A/D conversion value CH8 (E0)
Analog control A/D conversion value CH9 (E0)
Analog control A/D conversion value CHA (E0)
Analog control A/D conversion value CHB (E0)
Analog control A/D conversion value CH0 (E1)
Analog control A/D conversion value CH1 (E1)
Analog control A/D conversion value CH2 (E1)
Analog control A/D conversion value CH3 (E1)
Analog control A/D conversion value CH4 (E1)
Type
Read
Write
Control
Control
Control
Control
Control
Control
Control
Control
Control
Control
Control
Control
Control
Type
Read
Write
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Monitor
Advertisement
Table of Contents
Troubleshooting
