Table of Contents
Advertisement
QQ
3 7 63 1515 0
Pin No.
Pin Name
J9
J11
J13
J15
VCC3IO_3
J17
J19
J21
VCC3IO_PWM
J23
J25
AVSS12_27MPLL
J27
AVDD33_HDMI
J29
AVSS12_HDMI
J33
VCC3IO_STB
J37
AVDD33_LDO
J39
J41
J43
K2
FE_MPXOUT2
K4
FE_EQBIAS
K6
FE_SFCS#
K8
K34
K36
AVSS33_LDO
K38
K40
K42
L1
FE_VWDC3O
L3
FE_VDAC0
TE
L 13942296513
L5
FE_MPXOUT1
L7
FE_SFWP#
L9
FE_GIO8
L35
VCC3IO_2
L37
L39
L41
L43
M2
FE_VWDC2O
M4
FE_AUX1
M6
M8
FE_MVDDO
M10
FE_MVDDO
M36
M38
M40
M42
B_REXTDN
N1
N3
FE_TRINC
N5
FE_VFVREF
N7
FE_DVDD33O
N9
FE_DVDD33O
N11
FE_DVDD33O
N35
VCC3IO_2
N37
N39
www
N41
B_RCLK1
N43
B_RCLK1B
P2
.
P4
FE_TRINA
P6
FE_VWDC1O
P8
FE_AVDD12_1
P10
FE_DVDD33O
http://www.xiaoyu163.com
I/O
DVSS
-
Ground terminal
DVSS
-
Ground terminal
DVSS
-
Ground terminal
-
Power supply terminal (+3.3V)
VIND9
-
Not used
DVSS
-
Ground terminal
-
Power supply terminal (+3.3V)
DVSS
-
Ground terminal
-
Ground terminal
-
Power supply terminal (+3.3V)
-
Ground terminal
-
Power supply terminal (+3.3V)
-
Power supply terminal (+3.3V)
SFCS
O
Chip select signal output to the serial fl ash
NFD1
I/O
Two-way data bus with the NAND fl ash
NFD2
I/O
Two-way data bus with the NAND fl ash
O
Digital audio data output terminal for the SACD
-
Not used
O
Chip select signal output terminal for the front-end serial fl ash
NS_RFIP
I
SACD audio data (positive) input terminal
DVSS
-
Ground terminal
-
Ground terminal
NFCLE
O
Command latch enable signal output to the NAND fl ash
NFD3
I/O
Two-way data bus with the NAND fl ash
NFD4
I/O
Two-way data bus with the NAND fl ash
-
Not used
-
Not used
O
Digital audio data output terminal for the SACD
-
Not used
-
Not used
-
Power supply terminal (+3.3V)
NFALE
O
Address latch enable signal output to the NAND fl ash
NFCEN2
O
Chip enable signal output terminal
NFD5
I/O
Two-way data bus with the NAND fl ash
NFD6
I/O
Two-way data bus with the NAND fl ash
-
Not used
I
Monitoring signal input from the BD drive
FE_RSTI
I
Reset signal input terminal for the front-end power
-
Power supply terminal (+3.3V)
-
Power supply terminal (+3.3V)
NFREN
O
Read enable signal output to the NAND fl ash
NFCEN
O
Chip enable signal output to the NAND fl ash
NFD7
I/O
Two-way data bus with the NAND fl ash
-
Not used
FE_INB
O
Main beam (B) input from the BD drive
-
Not used
-
Not used
-
Power supply terminal (+3.3V)
-
Power supply terminal (+3.3V)
-
Power supply terminal (+3.3V)
-
Power supply terminal (+3.3V)
DVSS
-
Ground terminal
DVSS
-
Ground terminal
O
Clock signal (positive) output to the SD-RAM
x
ao
O
Clock signal (negative) output to the SD-RAM
y
FE_INA
O
Main beam (A) input from the BD drive
i
-
Not used
-
Not used
-
Power supply terminal (+1.2V)
-
Power supply terminal (+3.3V)
http://www.xiaoyu163.com
8
Q Q
3
6 7
1 3
Not used
u163
.
HBD-E370/E470/E570/E870/T57
2 9
9 4
2 8
Description
1 5
0 5
8
2 9
9 4
m
co
9 9
2 8
9 9
79
Hide quick links:
Advertisement
Table of Contents
