Table of Contents
Advertisement
IC
TA8129Z(TOSHIBA)
FM IF SYSTEM (DIFFERENTIAL PEAK DETECT)
— SIDE VIEW —
GND
GND
1
2
3
4
5
6
7
METER
IF AMP
DRIVE
STATION
DET
1
2
3
4
5
6
7
9
TC4S69F(TOSHIBA)CHIP PACKAGE
TC4SU69F(TOSHIBA)CHIP PACKAGE
TC4S69F(TE85R)
TC4SU69F(TE85R)
C-MOS INVERTER
(SCALE 6/1)
—TOP VIEW—
1
5 V
DD
2
A
2
Y = A
GND 3
4
A
0
1
TYPE
V
DD
0 ; LOW LEVEL
1 ; HIGH LEVEL
7S04F
7SU04F
+2 to +6V
7SU04FU
4S69F
+3 to +18V
4SU69F
7SH04FU
+2 to +5.5V
TC4S81F(TOSHIBA)CHIP PACKAGE
TC7S08F(TOSHIBA)CHIP PACKAGE
TC7S08FU(TOSHIBA)CHIP PACKAGE
TC4S81F(TE85R)
TC7S08F(TE85R)
TC7S08FU(TE85R)
C-MOS 2-INPUT AND GATE
(SCALE 6/1)
—TOP VIEW—
1
5 V
DD
2
GND 3
4
TYPE
V
DD
7S08F
+2 to +6V
7S08FU
4S81F
+3 to +18V
14S81F
7SH08FU
–2 to +5.5V
4-8
V
CC
(+16 V)
8
9
10
11
12
13
14
15
16
F DET
MUTE
LPF
DRIVE
AF AMP
REG
PEAK DET
10
11
12
13
14
15
16
4
Y =
A
Y
Y
1
0
2
A
4
A
1
Y =
Y
B
B
Y = A • B = A + B
A
B
Y
0
0
0
0
1
0
1
0
0
0 ; LOW LEVEL
1
1
1
1 ; HIGH LEVEL
TC4W53F(TOSHIBA)CHIP PACKAGE(5.0 X 3.1)
TC4W53F(TE12R)
C-MOS 2-CHANNEL MULTIPLEXER / DEMULTIPLEXER
(SCALE 3/1)
6
0
—TOP VIEW—
7
1
OPEN
1
8 V
DD(+3 to +18V)
5
A
2
7
INH
3
6
2
GND 4
5
CONT.INPUT
ON
CHANNEL
INH
A
0
0
0
0 ; LOW LEVEL
0
1
1
1 ; HIGH LEVEL
1
X
OPEN
X ; DON'T CARE
TC7S00F(TOSHIBA)CHIP PACKAGE
TC7S00F(TE85R)
C-MOS 2-INPUT NAND GATE
— TOP VIEW —
(SCALE 6/1)
2
1
5 V
DD
A
A
4
Y
=
1
B
B
2
Y = A • B = A + B
GND 3
4
A
B
Y
0
0
1
0
1
1
1
0
1
0
;
LOW LEVEL
1
1
0
1
;
HIGH LEVEL
TYPE
V
DD
7S00F
+2 to +6 V
7S00FU
4S11F
+3 to +18 V
4SU11F
7SH00FU
+2 to +5.5 V
TC7S66FU(TOSHIBA)
TC7S66FU(TE85R)
C-MOS ANALOG SWITCH
—TOP VIEW—
(+12V MAX)
IN/OUT
1
V
5
DD
OUT/IN
2
3
4
CONT
GND
TC7S86F(TOSHIBA)CHIP PACKAGE
TC7S86F(TE85R)
C-MOS 2-INPUT EXCLUSIVE OR GATE
(SCALE 6/1)
—TOP VIEW—
2
A
4
1
5 V
DD
1
B
2
GND 3
4
Y = A • B + A • B
A
B
Y
0
0
0
0
1
1
1
0
1
0 ; LOW LEVEL
1
1
0
1 ; HIGH LEVEL
TYPE
7S86FU
7S86F
4S30F
C
1
V
EE
3
Y
Y
V
DD
+2 to +6V
+3 to +18V
BKP-590
Advertisement
Table of Contents
