Table of Contents
Advertisement
OUT-38/38A (2/2)
TG BLOCK
IC402
IC401
(CLEAN TXCLK)
VCLK
CLK
(CLEAN VCLK)
CNB1
PLL
VCLK
LVDS
Distributor
CC1_VCLK
IC001
CC1_VD
CC1_FD
CA_VCLK
CADEC
FPGA_RESET_N
FLASH_RESET_N
IC503
IC506
CNB1
TOF,UID
TOF,UID
LVDS
CPU_CLK
Distributor
to TTL
IC501,502,504,505
X501
IC510
CNB1
RESET
RESET
XTAL
Distributor
CIRCUIT
74MHz
S501
X502
IC511
RST
RESET
XTAL
TTL to
SW
50MHz
LVDS
POWER SUPPLY
12V
TP101
CNB1
IC101
F001
+12V
+12V-1
HotSwap
Protection
D104
+3.3V
D301
TP102
IC102
D103
F102
DC-DC
CONV.
+2.5V
D302
TP103
IC103
F103
DC-DC
CONV.
+1.8V
D303
TP104
IC104
F104
DC-DC
CONV.
XVS-8000-C/XVS-8000
IC404,IC405
TXCLK
LVDS
IC002,003,005
Distributor
VCLK
IC508,IC509
VD
LVCMOS
IC002,003,005
Distributor
FD
IC002,003,005
IC1101,1102
CPU_CLK
IC002,003,005
STATUS
BECON
POWER
PLL UNLOCK
CLK74MHz CLOCK
IC002,003,005
CLK50MHz CLOCK
IC005
+3.3V
+1.1V-1
+0.9V
D305
D310
TP105
TP107
IC105
IC107
F105
F107
DC-DC
DC-DC
CONV.
CONV.
+1.1V-2
+1.1V-A
D306
D308
TP106
TP108
IC106
IC108
F106
F108
DC-DC
DC-DC
CONV.
CONV.
IC001
IC703,705,706
IC002,003,005
Chip Select
ADRS BUS
FPGA
ADRS BUS
IC1101,1102
IC801,802,803
CONFIGURATION
FLASH
LOCAL BUS
DATA BUS
MEMORY
FPGA
DATA BUS
CADEC
IC702,704,707
IC002,003,005
CONFIG BUS
CTRL BUS
IC1001
FPGA
CTRL BUS
D1001
D1004
LED
Driver
SLOT_ID[7:0]
D1002
D1003
+1.5V-A1
1.2V
TP201
TP204
IC201
IC205
IC203
LINEAR
LINEAR
DDR
REGULATOR
REGULATOR
+1.8V
REGULATOR
+1.5V-A2
1.5V-A3
TP202
TP205
IC202
IC206
LINEAR
LINEAR
REGULATOR
REGULATOR
1.1V-A
TP206
IC207
LINEAR
REGULATOR
CONTROL BLOCK
CNB1
BUS
ADRS BUS
CNB1
BUS
DATA BUS
CNB1
BUS
CTRL BUS
CNB1
+0.9V-REF
8-13
- Quick Links:
- Front Board
- Rear Board
- Block Diagrams
Hide quick links:
Advertisement
Table of Contents
