Table of Contents
Advertisement
XPT-38 (2/2)
TG BLOCK
CNC1
CLK_IN
*1
IC906
IC902
CNC1
VLCK0
74M_CLK1
VCLK
LVDS
*1
VCLK1
Distributor
IC905
CLOCK
Differential
Conditioner
Receiver
74M_CLK2
27M_CLK
CLK_RFSDI_L0
CLK_RFSDI_R0
D901 CC_UNLOCK
IC2902
CLK_RFSDI_L1
CLOCK
CLK_RFSDI_R1
Conditioner
D2901
CC2_UNLOCK
IC1510,1511,1512
CNB1
RESET
RESET
*1
CIRCUIT
S1501
RST
RESET
SW
CNB1
FDP(UID)
*1
VDP(TOF)
POWER SUPPLY
12V
IC301
TP312
CNB1
F301
+12V
+12V-1
HotSwap
*1
Protection
+2.5V_XPT_IO
TP401 D802
IC401
F401
DC-DC
D302
D303
CONV.
+1.2V_XPT_IO
TP402 D806
IC402
F402
DC-DC
CONV.
+1.8V_XPT_IO
TP403 D804
IC403
F403
DC-DC
CONV.
*1 REFER TO SCHEMATIC
XVS-8000-C/XVS-8000
IC001(1/3)
IC003(2/5)
CPU_CLK_FPGA
CADEC
X2401
IC002(2/3)
MV
XTAL
27MHz
DEBUG
290x290
Crosspoint IC
XPT_27M
MV FPGA
IC3101
X001
CONF ERR
200M_CLK1
XTAL
LVDS
200M_CLK2
BECON
Buffer
200MHz
STATUS
IC001(2/3)
POWER
FPGA_RESET_N
CADEC
RGN_FD
RGN_VD
+2.5V
+1.5V
TP502 D803
TP603 D807
IC501
IC603
F501
F603
DC-DC
DC-DC
CONV.
CONV.
+0.95V
+1.0V
TP601 D810
TP701 D809
IC601
IC701
F601
F701
DC-DC
DC-DC
CONV.
CONV.
+1.8V
+1.2V
TP602 D805
TP702 D808
IC602
IC702
F602
F702
DC-DC
DC-DC
CONV.
CONV.
CONTROL BLOCK
IC1201,1202
IC001(3/3)
IC1803,1806
CONFIG-
URATION
LOCAL BUS
ADRS BUS
FLASH
MEMORY
IC003(4/5)
IC003(3/5)
MV FPGA
ADRS BUS
D1301
CONFIG BUS
IC1804,1805
D1301
DATA BUS
D1302
IC003(5/5)
D1303
MV FPGA
D1304
MV FPGA
DATA BUS
D1305
D1306
CADEC
D1307
CTRL BUS
CTRL BUS
D1308
IC002(3/3)
SLOT_ID[7:0]
XPTIC
CTRL BUS
GX3290
IC1101
D1117
D1118
LED
Driver
D1119
D1120
S1101
DEBUG
SW
+3.3V
TP503 D801
IC502
F502
DC-DC
CONV.
+1.2V_CADEC
TP501
IC503
TB501
DC-DC
CONV.
CNC1
ADRS BUS
*1
BUF
CNC1
DATA BUS
*1
BUF
CNC1
*1
CNB1
*1
8-19
- Quick Links:
- Front Board
- Rear Board
- Block Diagrams
Hide quick links:
Advertisement
Table of Contents
