hit counter script

Srm Log Codes; Table 8-5 Srm Log Codes - Cisco MGX 8220 Installation And Configuration Manual

Hide thumbs Also See for MGX 8220:
Table of Contents

Advertisement

Log Codes
Table 8-4
Error Number
2120
2121

SRM Log Codes

Table 8-5
Error Number
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
5010
5011
5012
5013
5014
5015
Cisco MGX 8220 Installation and Configuration
8-14
BNM Log Codes (continued)
Display Log String
BNM FPGA Download Error,
BNM Init Info:
SRM Log Codes
Display Log String
Fail to allocate a semaphore
ID
Line Configuration Failure
Unable to get a message
from the message queue
Misdirected message in
SRMT message queue
Received message length
not correct for message type
Invalid Core card state
specified
Unexpected message from a
task
Unknown message type
from SMM task
Cannot allocate memory:
Fail to load ENCODER 0
Fail to load ENCODER 1
Fail to load ENCODER 2
Fail to load DECODER 0
Fail to load DECODER 1
Fail to load CLOCK
Fail to load FPGA
Detail Description
Error occurred while downloading image
from FPGA. Additional information
regarding the specific instance is
displayed.
Information useful for
debugging/administration purposes.
Detail Description
Failed to create a VxWorks semaphore while
initializing SRM control structures.
Failed to configure a line. The particular port number
is also displayed.
Error occurred while receiving a message by another
task through the message queue.
Message not intended for the SRM task has been
received through the message queue.
Length of the message received through the message
queue is invalid for the particular message type.
Not used.
Received a message from unknown source. Source ID
is invalid.
Received a message of unknown type from the SMM
task.
Failed to allocate memory. SRM task running out of
memory space.
Failed to load SRM FPGA encoder 0.
Failed to load SRM FPGA encoder 1.
Failed to load SRM FPGA encoder 2.
Failed to load SRM FPGA decoder 0.
Failed to load SRM FPGA decoder 1.
Failed to load SRM FPGA clock control.
Failed to load FPGA image.
Release 5.0, Part Number 78-6430-03 Rev. D0, November 2003
Chapter

Advertisement

Table of Contents
loading

Table of Contents